This is a hybrid role with four days per week at Cisco’s Yerevan office.

Meet the Team

Join Cisco’s CHG Team in Armenia, a leader in physical design and implementation for groundbreaking networking chips under the globally recognized Silicon One brand. Our team focuses on advancing chip-level implementation and analysis for innovative technologies, employing advanced methodologies and best-in-class tools to solve large-scale design challenges. As a part of this innovative team, you’ll lead and collaborate on the physical implementation and sign-off of high-complexity silicon, ensuring the performance, reliability, and quality of the technology that powers tomorrow’s connectivity. Together, we are redefining what’s possible in networking technology.

Your Impact

As a Physical Design Manager in Cisco’s Silicon One development, you will lead the full physical implementation process from RTL to tape-out. You will manage the team responsible for block and full-chip design, ensuring performance, area, and power targets are met. Collaborating cross-functionally with frontend, IP, and tool vendor teams worldwide, you will deliver signoff-ready, next-generation networking chips. Beyond technical leadership, you will cultivate a culture of mentorship, innovation, and growth for your team and yourself.

• Lead the team responsible for full-chip and block-level physical implementation, from RTL to GDSII and tape-out.

• Oversee all aspects of the physical design process, including synthesis, place and route, timing closure, and sign-off.

• Ensure all designs meet performance, area, and power requirements, and that handoffs between teams are seamless and timely.

• Collaborate closely with cross-functional teams to align on implementation challenges and solutions.

• Provide technical leadership, mentorship, and support to team members, empowering their growth and success.

• Engage in strategic planning and contribute ideas to optimize physical design methodologies and workflows.

Minimum Qualifications

• Bachelor’s or Master’s degree in Electrical Engineering, Computer Science, or a related field.

• 8+ years of experience in ASIC design and physical implementation, including verification.

• Deep expertise with deep submicron CMOS technologies.

• Extensive knowledge of the full design cycle from RTL to GDSII.

• Strong understanding of Static Timing Analysis, timing closure, and design constraints.

• Proven skills in block-level synthesis, place and route, and timing closure.

• Familiarity with industry-standard physical design and sign-off tools.

• Excellent verbal and written communication skills in English.

• Proven experience managing technical teams in a fast-paced environment.

Preferred Qualifications

• Direct experience with EM/IR and ESD analysis, including debugging and solution development.

• Proficiency in scripting languages such as Tcl, Python, or Shell to improve design flow efficiency.

• Experience collaborating with global teams and vendor partners.

• Demonstrated ability to mentor team members and foster a collaborative environment.

Why Cisco?

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.

We are Cisco, and our power starts with you.